

Wide Dynamic Range, High Speed, Digitally Controlled VGA

Data Sheet **[ADL5201](http://www.analog.com/ADL5201)**

FEATURES

−11.5 dB to +20 dB gain range 0.5 dB ± **0.1 dB step size 150 Ω differential input and output 7.5 dB noise figure at maximum gain OIP3 > 50 dBm at 200 MHz −3 dB upper frequency bandwidth of 700 MHz Multiple control interface options Parallel 6-bit control interface (with latch) Serial peripheral interface (SPI) (with fast attack) Gain up/down mode Wide input dynamic range Low power mode option Power-down control Single 5 V supply operation 24-lead, 4 mm × 4 mm LFCSP package**

APPLICATIONS

Differential ADC drivers High IF sampling receivers High output power IF amplification Instrumentation

GENERAL DESCRIPTION

The [ADL5201](http://www.analog.com/ADL5201) is a digitally controlled, variable gain, wide bandwidth amplifier that provides precise gain control, high IP3, and low noise figure. The excellent distortion performance and high signal bandwidth make th[e ADL5201](http://www.analog.com/ADL5201) an excellent gain control device for a variety of receiver applications. The [ADL5201](http://www.analog.com/ADL5201) also incorporates a low power mode option that lowers the supply current.

For wide input dynamic range applications, the [ADL5201](http://www.analog.com/ADL5201) provides a broad 31.5 dB gain range with 0.5 dB resolution. The gain is adjustable through multiple gain control interface options: parallel, serial peripheral interface, and up/down.

Incorporating proprietary distortion cancellation techniques, the [ADL5201](http://www.analog.com/ADL5201) achieves an output IP3 of greater than 47 dBm at frequencies approaching 200 MHz for most gain settings.

FUNCTIONAL BLOCK DIAGRAM

The [ADL5201](http://www.analog.com/ADL5201) is powered on by applying the appropriate logic level to the PWUP pin. The quiescent current of th[e ADL5201](http://www.analog.com/ADL5201) is typically 80 mA in low power mode. When configured in high performance mode for more demanding applications, the quiescent current is 110 mA. When powered down, the [ADL5201](http://www.analog.com/ADL5201) consumes less than 7 mA and offers excellent input-to-output isolation. The gain setting is preserved during power-down.

Fabricated on an Analog Devices, Inc., high speed SiGe process, the [ADL5201](http://www.analog.com/ADL5201) provides precise gain adjustment capabilities with good distortion performance and low phase error. Th[e ADL5201](http://www.analog.com/ADL5201) amplifier comes in a compact, thermally enhanced, 24-lead, $4 \text{ mm} \times 4 \text{ mm}$ LFCSP package and operates over the temperature range of −40°C to +85°C.

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL5201.pdf&product=ADL5201&rev=A)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

ADL5201

TABLE OF CONTENTS

REVISION HISTORY

12/12-Rev. 0 to Rev. A

10/11-Revision 0: Initial Version

SPECIFICATIONS

 $V_s = 5$ V, T_A = 25°C, R_S = R_L = 150 Ω at 100 MHz, high performance mode, 2 V p-p differential output, unless otherwise noted.

Table 1.

TIMING DIAGRAMS

Figure 2. SPI Interface Read/Write Mode Timing Diagram

Figure 4. Parallel Mode Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 5. Pin Configuration

09388-004

Table 3. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_s = 5$ V, T_A = 25°C, R_S = R_L = 150 Ω at 200 MHz, high performance mode, 2 V p-p differential output, unless otherwise noted.

Figure 6. Gain vs. Gain Code at 46 MHz, 140 MHz, and 300 MHz

Figure 7. Noise Figure vs. Programmed Gain at 140 MHz

Figure 8. OP1dB vs. Programmed Gain at 140 MHz

Figure 10. Noise Figure vs. Frequency at Max, Mid, and Min Gain Outputs

Figure 11. OP1dB vs. Frequency at Maximum Gain, Three Temperatures

Figure 15. Output Third-Order Intercept vs. Power at Four Gain Codes, Frequency = 140 MHz at 2 V p-p Composite

Figure 16. Output Third-Order Intercept vs. Power, Frequency = 140 MHz, Three Temperatures

Three Temperatures

Figure 14. Two-Tone Output IMD3 vs. Programmed Gain at 46 MHz, 140 MHz, and 300 MHz

–15 –10 –5 0 5 10 15 20 25

PROGRAMMED GAIN (dB)

 -120 -15

09388-013

19380

 $3 - 013$

Figure 18. Harmonic Distortion vs. Frequency at Four Gain Codes

Figure 20. OP1dB vs. Programmed Gain at 140 MHz, Low Power Mode

Figure 22. Harmonic Distortion vs. Power, Frequency = 140 MHz, Three Temperatures

Figure 23. OP1dB vs. Frequency at Maximum Gain, Three Temperatures, Low Power Mode

Rev. A | Page 9 of 28

Figure 27. Output Third-Order Intercept vs. Power at Four Gain Codes, Frequency = 140 MHz, Low Power Mode

Figure 31. Harmonic Distortion vs. Frequency, Three Temperatures, Low Power Mode

Figure 32. Enable Time Domain Response

Figure 33. Harmonic Distortion vs. Power at Four Gain Codes, Frequency = 140 MHz, Low Power Mode

Figure 34. Harmonic Distortion vs. Power, Frequency = 140 MHz, Three Temperatures, Low Power Mode

Figure 35. Disable Time Domain Response

Figure 37. S11 Magnitude and Phase vs. Frequency

Figure 39. Large Signal Pulse Response, 0 pF and 5.6 pF, 2 V p-p Composite

Figure 41. Reverse Isolation vs. Frequency

1.0 MIN
MID
MAX **0.8** GROUP DELAY (ns) **GROUP DELAY (ns) 0.6 0.4** J٦ **MA 0.2** 0 10 09388-042 09388-042 **10 100 1000 FREQUENCY (MHz)**

Figure 42. Group Delay vs. Frequency at Max, Mid, and Min Gain Outputs

Figure 43. Phase Variation vs. Gain Code

Figure 44. Disable-State Reverse Isolation vs. Frequency

CHARACTERIZATION AND TEST CIRCUITS

Figure 46. Test Circuit for S-Parameters on Dedicated 50 Ω Differential-to-Differential Board

Figure 48. Differential-to-Differential Characterization Board

THEORY OF OPERATION

DIGITAL INTERFACE OVERVIEW

The [ADL5201](http://www.analog.com/ADL5201) DVGA has three digital gain control options: parallel control interface, serial peripheral interface, and gain up/down interface. The desired gain control option is selected via two control pins, MODE0 and MODE1 (se[e Table 4 f](#page-14-5)or the truth table for the mode control pins). The gain code is in 6-bit binary format. A voltage from 1.4 V to 3.3 V is required for a logic high.

Two pins are common to all gain control options: PM and PWUP. PM allows the user to choose operation in low power mode or high performance mode. PWUP is the power-up pin. Physical pins are shared among the three interfaces, resulting in as many as three different functions per digital pin (se[e Table 3\)](#page-5-1).

PARALLEL DIGITAL INTERFACE

The parallel digital interface uses six binary bits (Bits[A5:A0]) and a latch pin (LATCH). The Latch pin controls whether the input data latch is transparent or latched. In transparent mode, the gain changes as the input gain control bits change. In latched mode, gain is determined by the latched gain setting and does not change with the input gain control bits.

SERIAL PERIPHERAL INTERFACE (SPI)

The SPI uses three pins: SDIO, SCLK, and CS. The SPI data register consists of two bytes: six gain control bits, two attenuation step size address bits, one read/write bit, and seven don't care bits. SDIO is the serial data input and output pin. The SCLK pin is the serial clock, and CS is the channel select pin.

To write to the SPI register, \overline{CS} must be pulled low and 16 clock pulses must be applied to SCLK. To read the SPI register value, the R/W bit must be set high, CS must be pulled low, and the part must be clocked. After the register is read out during the next 16 clock cycles, the SPI is automatically placed in write mode.

Fast Attack

The fast attack feature, accessible via the SPI, allows the gain to be reduced from its present gain setting by a predetermined step size. Four different attenuation step sizes are available. The truth table for fast attack is shown i[n Table 5.](#page-14-6)

SPI fast attack mode is controlled by the FA pin. A logic high on the FA pin results in an attenuation that is selected by Bits[FA1:FA0] in the SPI register.

UP/DOWN INTERFACE

The GS1 and GS0 pins control the up/down gain step function. Gain is increased by a clock pulse on the UPDN_CLK pin (rising and falling edges) when the UPDN_DAT pin is high. Gain is decreased by a clock pulse on the UPDN_CLK pin when the UPDN_DAT pin is low.

Reset is detected by a rising edge latching data having one polarity, with the falling edge latching the opposite polarity. Reset results in a minimum binary gain code of 111111.

The truth table for the gain step function is shown in [Table 6.](#page-14-7) The step size is selectable using the GS1 and GS0 pins. The gain is limited by the top and bottom of the control range.

Table 6. Gain Step Size Control Truth Table

Truth Table

LOGIC TIMING

To write to th[e ADL5201,](http://www.analog.com/ADL5201) refer to the timing shown i[n Figure 51.](#page-15-1) The write mode uses a 16-bit serial word on the SDIO pin. The R/W bit of the word must be low to write Bits[D5:D0], which are the binary weighted codes for the attenuation level $(0 = \text{minimum})$ attenuation, 63 = maximum attenuation). The FA0 and FA1 bits control the fast attack step size. The DNC bits are nonfunctional, do not care bits.

Reading th[e ADL5201 S](http://www.analog.com/ADL5201)PI register requires the following two steps:

- 1. Set the R/W bit high using a 16-bit word and the timing shown in [Figure 51.](#page-15-1) All other bits are ignored when the R/W bit is high.
- 2. The SDIO is used as an output during the next sequence. The written pattern is serially clocked out on SDIO using 16 clocks and the timing shown i[n Figure 51.](#page-15-1) The R/W bit automatically returns low to the write state following the read sequence.

CIRCUIT DESCRIPTION

BASIC STRUCTURE

The [ADL5201](http://www.analog.com/ADL5201) is a differential variable gain amplifier (VGA) consisting of a 150 Ω digitally controlled passive attenuator followed by a highly linear transconductance amplifier with feedback.

INPUT SYSTEM

The dc voltage level at the input of the amplifier is set by an independent internal voltage reference circuit to approximately 1.6 V. The reference is not accessible and cannot be adjusted.

The amplifier can be powered down by pulling the PWUP pin low. In power-down mode, the total current is reduced to 7 mA (typical). The dc level at the input remains at approximately 1.6 V, regardless of the state of the PWUP pin.

OUTPUT AMPLIFIER

Gain of the output amplifier is set to be 22 dB when driving a 150 Ω load. The input and output resistance of this amplifier is set to 150 Ω in matched condition. If the load or the source resistance is not equal to 150 Ω , the following equations can be used to determine the resulting gain and input/output resistances.

Voltage Gain = A_V = 0.09 \times (2000)// R_L $R_{IN} = (2000 + R_L)/(1 + 0.09 \times R_L)$ *S21* $(Gain) = 2 \times R_{IN}/(R_{IN} + R_S) \times A_V$ $R_{OUT} = (2000 + R_s)/(1 + 0.09 \times R_s)$

Note that the at maximum attenuation setting, Rs, as seen by the output amplifier, is the output resistance of the attenuator, which is 150 $Ω$. However, at the minimum attenuation setting, RS is the source resistance that is connected to the input of the part. The dc current to the outputs of each amplifier is supplied through two external chokes. The inductance of the chokes and the resistance of the load, in parallel with the output resistance of the device, add a low frequency pole to the response. The parasitic capacitance of the chokes adds to the output capacitance of the part. This total capacitance, in parallel with the load and output resistance, sets the high frequency pole of the device. Generally, the larger the inductance of the choke, the higher its parasitic capacitance. Therefore, this trade-off must be considered when the value and type of the choke are selected. For an operation frequency of 15 MHz to 700 MHz driving a 150 Ω load, 1 μH chokes with an SRF of 160 MHz or higher are recommended (such as the 0805LS-102XJBB from Coilcraft). If higher value chokes are used, a 4 MHz zero, due to the internal ac-coupled feedback, causes an increase in S21 of up to 6 dB at frequencies below 4 MHz.

The supply current of the amplifier consists of about 35 mA through the VPOS pin and 50 mA through the two chokes combined. The latter increases with temperature at approximately 2.5 mA per 10°C. The total choke current increases to 75 mA for high performance mode. The amplifier has two output pins for each polarity, and they are oriented in an alternating fashion. When designing the board, care should be taken to minimize the parasitic capacitance due to the routing that connects the corresponding outputs together. To minimize the parasitic capacitance, a good practice is to avoid any ground or power plane under this routing region and under the chokes.

GAIN CONTROL

The gain can be adjusted using the parallel control interface, the serial peripheral interface, or the gain up/down interface. In general, the gain step size is 0.5 dB, but larger sizes can be programmed using the various interfaces, as described in the [Digital Interface Overview](#page-14-1) section. The amplifier has a maximum gain of +20 dB (Code 0) to −11.5 dB (Code 63).

The noise figure of the amplifier is approximately 7.5 dB at the maximum gain setting, and it increases as the gain is reduced. The increase in noise figure is equal to the reduction in gain. The linearity of the part, measured at the output, is first-order independent of the gain setting. From −4 dB to +20 dB gain, the OIP3 is approximately 50 dBm into a 150 Ω load at 200 MHz (0 dBm per tone). At gain settings below −4 dB, the OIP3 drops to approximately 40 dBm.

APPLICATIONS INFORMATION

BASIC CONNECTIONS

[Figure 53 s](#page-17-3)hows the basic connections for operating th[e ADL5201.](http://www.analog.com/ADL5201) A voltage between 4.5 V and 5.5 V should be applied to the VPOS pins. Each supply pin should be decoupled with at least one low inductance, surface-mount ceramic capacitor of 0.1 μF, placed as close as possible to the device.

The outputs of the [ADL5201 m](http://www.analog.com/ADL5201)ust be pulled up to the positive supply with 1 μH RF chokes. The differential outputs are biased to the positive supply and require ac coupling capacitors, preferably 0.1 μF. Similarly, the input pins are at bias voltages of about 1.6 V above ground and should be ac-coupled, as well. The ac coupling capacitors and the RF chokes are the principle limitations for operation at low frequencies.

The digital pins (mode control pins, associated SPI and parallel gain control pins, PM, and PWUP) operate on a voltage of 3.3 V.

To enable the [ADL5201,](http://www.analog.com/ADL5201) the PWUP pin must be pulled high $(1.4 V \leq PWDP \leq 3.3 V)$. Taking PWUP low puts the [ADL5201](http://www.analog.com/ADL5201) in sleep mode, reducing current consumption to approximately 7 mA at ambient temperature.

ADC DRIVING

The [ADL5201 i](http://www.analog.com/ADL5202)s a highly linear, variable gain amplifier that is optimized for ADC interfacing. The output IMDs and noise floor remain constant throughout the 31.5 dB gain range. This is a valuable feature in a variable gain receiver, where it is desirable to maintain a constant instantaneous dynamic range as the receiver range is modified. The output noise is $15 \text{ nV}/\sqrt{\text{Hz}}$, which is compatible with 14- or 16-bit ADCs. The two-tone IMDs are usually greater than −100 dB for −1 dBm into 150 Ω or 2 V p-p output. The 150 Ω output impedance makes the task of designing a filter for the high input impedance ADCs more straightforward.

Figure 54. Wideband ADC Interfacing Example Featuring th[e ADL5201](http://www.analog.com/ADL5201) and th[e AD9467](http://www.analog.com/AD9467)

[Figure 54](#page-18-0) shows th[e ADL5201](http://www.analog.com/ADL5201) driving a two-pole, 100 MHz, lowpass filter into the [AD9467.](http://www.analog.com/AD9467) Th[e AD9467](http://www.analog.com/AD9467) is a 16-bit, 200 MSPS to 250 MSPS ADC with a buffered wideband input that presents a 530 Ω differential input impedance and requires a 2 V or 2.5 V input swing to reach full scale. For optimum performance, the [ADL5201](http://www.analog.com/ADL5201) should be driven differentially, using an impedance transformer or input balun.

Figure 55. Measured Frequency Response of the Wideband ADC Interface Shown i[n Figure 54](#page-18-0)

[Figure 54](#page-18-0) uses a 1:3 impedance transformer to provide the 150 Ω input impedance of the [ADL5201](http://www.analog.com/ADL5201) with a matched input. The outputs of the [ADL5201](http://www.analog.com/ADL5201) are biased through the two 1 μ H inductors, and the two 0.1μ F capacitors on the outputs decouple the 5 V inductor voltage from the input common-mode voltage of the [AD9467.](http://www.analog.com/AD9467) The two 75 Ω resistors provide the 150 Ω load to the [ADL5201,](http://www.analog.com/ADL5201) whose gain is load dependent. The 47 nH inductors and 14 pF capacitor constitute the (100 MHz − 1 dB)low-pass filter. The two 33 Ω isolation resistors suppress any switching currents from the ADC input sample-and-hold circuitry. The circuit depicted in [Figure 54](#page-18-0) provides variable gain, isolation, filtering, and source matching for the [AD9467.](http://www.analog.com/AD9467) By using this circuit with the [ADL5201](http://www.analog.com/ADL5201) in a gain of 20 dB (maximum gain), an SNR of 68 dB and an SFDR performance of 88 dBc are achieved at 100 MHz, as shown in [Figure 56.](#page-18-1)

Figure 56. Measured Single-Tone Performance of the Circuit Shown i[n Figure 54](#page-18-0) for a 100 MHz Input Signal

The two-tone 100 MHz IMDs of two 1 V p-p signals have an SFDR of greater than 91 dBc, as shown i[n Figure 57.](#page-18-2)

Figure 57. Measured Two-Tone Performance of the Circuit Shown i[n Figure 54](#page-18-0) for a 100 MHz Input Signal

An alternative narrow-band approach is presented i[n Figure 58.](#page-19-1) By designing a narrow band-pass antialiasing filter between the [ADL5201](http://www.analog.com/ADL5201) and the target ADC, the output noise of th[e ADL5201](http://www.analog.com/ADL5201) outside the intended Nyquist zone can be attenuated, helping to preserve the available SNR of the ADC. In general, the SNR improves by several decibels (dB) when a reasonable order antialiasing filter is included. In this example, a low loss 1:3 input transformer is used to match the 150 Ω balanced input of the [ADL5201](http://www.analog.com/ADL5201) to a 50 Ω unbalanced source, resulting in minimum insertion loss at the input.

[Figure 58](#page-19-1) shows th[e ADL5201](http://www.analog.com/ADL5201) optimized for driving some of the popular unbuffered Analog Devices ADCs: the [AD9246,](http://www.analog.com/ad9246) [AD9640,](http://www.analog.com/ad9640) and [AD6655.](http://www.analog.com/ad6655) [Table 8](#page-19-2) includes antialiasing filter component recommendations for popular IF sampling center frequencies. Inductor L5 works in parallel with the on-chip ADC input capacitance and a portion of the capacitance presented by C4 to form a resonant tank circuit. The resonant tank helps to ensure that the ADC input looks like a real resistance at

the target center frequency. In addition, the L6 inductor shorts the ADC inputs at dc, which introduces a zero into the transfer function. The ac coupling capacitors and the bias chokes introduce additional zeros into the transfer function. The final overall frequency response takes on a band-pass characteristic, helping to reject noise outside of the intended Nyquist zone. [Table 8](#page-19-2) provides initial suggestions for prototyping purposes. Some empirical optimization may be needed to help compensate for actual PCB parasitics.

LAYOUT CONSIDERATIONS

The [ADL5201](http://www.analog.com/ADL5201) amplifier has two output pins for each polarity, and they are oriented in an alternating fashion. When designing the board, care should be taken to minimize the parasitic capacitance due to the routing that connects the corresponding outputs together. To minimize the parasitic capacitance, a good practice is to avoid any ground or power planes under this routing region and under the chokes.

If the common-mode load capacitance including the capacitance of the trace is > 2 pF, use parasitic suppressing resistors at the device output pins. The resistors should be placed in the output traces just after the crossover connections. Use 5 Ω series resistors (Size 0402) to adequately de-Q the output system without a significant decrease in gain.

09388-057

Figure 58. Narrow-Band IF Sampling Solution for Unbuffered ADC Applications

EVALUATION BOARD

The [ADL5201](http://www.analog.com/ADL5201) evaluation board is available with software to program the variable gain control. It is a 4-layer board with a split ground plane for analog and digital sections. Special care is taken to place the power decoupling capacitors close to the device pins. The board is designed for easy single-ended (through a Mini-Circuits TC3-1T+ RF transformer) or differential configuration for each channel.

EVALUATION BOARD CONTROL SOFTWARE

Th[e ADL5201](http://www.analog.com/ADL5201) evaluation board is configured with a USB-friendly interface to program the gain of th[e ADL5201.](http://www.analog.com/ADL5201) The software graphical user interface (see [Figure 59\)](#page-20-2) lets users select a particular gain mode and gain level to write to the device. The GUI also allows users to read back data from the SDIO pin, showing the currently programmed gain setting. The software setup files can be downloaded from th[e ADL5201](http://www.analog.com/ADL5201) product page at [www.analog.com.](http://www.analog.com/)

Figure 59. Evaluation Board Control Software

SCHEMATICS AND ARTWORK

Figure 61. Logic Schematic

Figure 62. Top Layer

09388-060

19388-060

Figure 63. Bottom Layer

EVALUATION BOARD CONFIGURATION OPTIONS

Configuration Options for the Main Section

Table 9. Bill of Materials for Main Section

Configuration Options for the USB Section

Table 10. Bill of Materials for USB Section

OUTLINE DIMENSIONS

Figure 64. 24-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 4 mm × 4 mm Body, Very Very Thin Quad $(CP-24-7)$ Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

NOTES

©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09388-0-12/12(A)

www.analog.com